



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

| APPLICATION NO.                 | FILING DATE   | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.     | CONFIRMATION NO. |  |
|---------------------------------|---------------|----------------------|-------------------------|------------------|--|
| 09/772,830                      | 01/30/2001    | Frank K. Baker JR.   | SC11150TH               | 2027             |  |
| 759                             | 90 04/08/2003 |                      |                         |                  |  |
| Motorola Inc.                   |               |                      | EXAMINER                |                  |  |
| 7700 West Parm                  |               |                      | NAMAZI,                 | NAMAZI, MEHDI    |  |
| MD: TX32/PL03<br>Austin, TX 787 | _             |                      | ART UNIT PAPER NUMBER   |                  |  |
|                                 |               |                      | 2188                    | а                |  |
|                                 |               |                      | DATE MAILED: 04/08/2003 | '1               |  |

Please find below and/or attached an Office communication concerning this application or proceeding.

|  | Application No.  | Applicant(s)  | 0      |  |  |  |  |
|--|--|---|--------|--|--|--|--|
|  | 09/772,830   | BAKER ET AL.  |        |  |  |  |  |
| . Office Action Summary  | Examiner   | Art Unit  | _      |  |  |  |  |
|  | Mehdi Namazi   | 2188  |        |  |  |  |  |
| The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply   |  |   |        |  |  |  |  |
| A SHORTENED STATUTORY PERIOD FOR RETHER MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, - If NO period for reply is specified above, the maximum statutory properties of the proper | ON. FR 1.136(a). In no event, however, may a rent. In. In a reply within the statutory minimum of thirty eriod will apply and will expire SIX (6) MON statute, cause the application to become AB. | eply be timely filed  (30) days will be considered timely.  FHS from the mailing date of this communication  ANDONED (35 U.S.C. § 133). | on.    |  |  |  |  |
| 1) Responsive to communication(s) filed on   | 27 January 2003 .  |   |        |  |  |  |  |
| 2a) ☐ This action is <b>FINAL</b> . 2b) ☒  | This action is non-final.  |   |        |  |  |  |  |
| 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.   |  |   |        |  |  |  |  |
| Disposition of Claims  | ider <i>Ex parte Quayle</i> , 1935 C.L   | J. 11, 453 O.G. 213.  |        |  |  |  |  |
| 4) Claim(s) 1-22 is/are pending in the application.  |  |   |        |  |  |  |  |
| 4a) Of the above claim(s) is/are withdrawn from consideration.   |  |   |        |  |  |  |  |
| 5)⊠ Claim(s) <u>6-13 and 21</u> is/are allowed.  |  |   |        |  |  |  |  |
| 6)⊠ Claim(s) <u>1-5,14 and 16-20</u> is/are rejected.  |  |   |        |  |  |  |  |
| 7)⊠ Claim(s) <u>15 and 22</u> is/are objected to.  |  |   |        |  |  |  |  |
| 8) Claim(s) are subject to restriction at  | nd/or election requirement.  |   |        |  |  |  |  |
| Application Papers   |  |   |        |  |  |  |  |
| 9) The specification is objected to by the Exam  |  |   |        |  |  |  |  |
| 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.   |  |   |        |  |  |  |  |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.  |  |   |        |  |  |  |  |
| If approved, corrected drawings are required in reply to this Office action.   |  |   |        |  |  |  |  |
| 12) The oath or declaration is objected to by the Examiner.  |  |   |        |  |  |  |  |
| Priority under 35 U.S.C. §§ 119 and 120  |  |   |        |  |  |  |  |
| 13) Acknowledgment is made of a claim for for  | reign priority under 35 U.S.C. §   | 119(a)-(d) or (f).  |        |  |  |  |  |
| a) ☐ All b) ☐ Some * c) ☐ None of:   |  |   |        |  |  |  |  |
| 1. Certified copies of the priority documents have been received.  |  |   |        |  |  |  |  |
| 2. Certified copies of the priority documents have been received in Application No   |  |   |        |  |  |  |  |
| <ul> <li>3. Copies of the certified copies of the application from the Internationa</li> <li>* See the attached detailed Office action for a</li> </ul>  | Bureau (PCT Rule 17.2(a)).   | _   |        |  |  |  |  |
| 14) Acknowledgment is made of a claim for dom  | nestic priority under 35 U.S.C.  | § 119(e) (to a provisional applica  | tion). |  |  |  |  |
| a) ☐ The translation of the foreign language   | •  |   |        |  |  |  |  |
| Attachment(s)  | •  |   |        |  |  |  |  |
| 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948 3) Information Disclosure Statement(s) (PTO-1449) Paper Notice and Tradement Office.  | 5) Notice of Ir  | Summary (PTO-413) Paper No(s)<br>formal Patent Application (PTO-152)  | •      |  |  |  |  |

Application/Control Number: 09/772,830

Art Unit: 2187

#### **DETAILED ACTION**

- 1. This office action is in response to the amendment filed January 27, 2000 ( Amendment A ).
- 2. Claims 1-22 are presented for further examination in view of the foregoing amendments and remarks.

# Response to Amendment

Applicant's arguments filed on January 27, 2003, particularly with regard to claims 1, 14, and 16 has been fully considered but they are not persuasive.

Examiner rejects applicant's arguments that Young doesn't teach "decoding circuitry, responsive......the plurality of rows." (page 6, lines 11-15)

Fig. 6, clearly shows the decoding circuitry, and
"....register banks A and B may be loaded simultaneously upon
initial access with data from two different rows of memory cells,

corresponding to two different word lines." (col. 4, lines 65-68)

With regard to applicant's argument on page 8, first paragraph, examiner reminds the applicant that claim 15 is a dependent claim and has been objected to.

Art Unit: 2187

## Claim Rejections - 35 USC § 112

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 1-5, 16-20 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

As per claims 1 and 16, "first storage element and second storage element" is not supported by specification.

## Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1-4, and 16-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Young et al.(Young)(U.S.Patent No. 5,285,421).

Art Unit: 2187

As per claims 1 and 16, Young teaches a memory system comprising: an array of addressable storage elements arranged in a plurality of rows and a plurality of columns(fig. 5, element 503); and decoding circuitry coupled to the array of addressable storage elements(fig. 6, X-decoder), the decoding circuitry, responsive to decoding a first address(fig. 6, X-decoder), to access a first storage element of a first row of the plurality of rows, and the decoding circuitry, responsive to decoding a second address consecutive to the first address, to access a second storage element of a second row of the plurality of rows, the second row of the plurality of rows different from the first row of the plurality of rows (the memory has been divided into two blocks or halves independent of each other, so both blocks are accessed simultaneously but two different rows of memory) (col. 4, lines 52-68).

As per claim 2, Young teaches each of the storage elements stores one bit(col. 4, lines 48-50, memory 50 in fig. 5, is made of plurality of word lines, where each word line is made of plurality of bits and each bit is stored in one memory cell).

As per claim 3, Young teaches each of the storage elements stores a plurality of bits arranged as a word (col. 4, lines 58-61, where during the initial access of the memory 50, it loads

Art Unit: 2187

eight bytes of data into the register. That means storing two words, where each word is made of four bytes).

As per claim 4, Young teaches each of the storage elements stores a plurality of bits arranged as a page (col. 4, lines 58-61, where during the initial access of the memory 50, it loads eight bytes of data into the register. That means storing two words or one page, where each page is made of plurality of words and each word contains plurality of bits).

As per claim 17, Young teaches accessing a first storage element comprises reading a first page, the first page comprising a plurality of bits(col. 4, lines 67-62, where both halves of the memory with the same row address with a total of eight bytes or one page is going to be accessed simultaneously).

As per claim 18, Young teaches wherein accessing a second storage element comprises reading a second page different from the first page, the second page comprising a plurality of bits(accessing second row represent second page with plurality of bits).

As per claim 19, Young teaches wherein accessing a first storage element comprises initiating a first burst access, the first burst access comprising a plurality of bits(col. 4, lines 65-68).

Art Unit: 2187

As per claim 20, Young teaches wherein accessing a second storage element comprises initiating a second burst access different from the first burst access, the second burst access comprising a plurality of bits(col. 4, lines 65-68).

## Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 5, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Young, and further in view of Lee et al.(Lee)(U.S.Patent No. 5,920,504).

As per claim 14, Young teaches an embedded control system comprising: a processor(fig. 5, element 401); and a memory system coupled to the processor(fig. 5, element 503), the memory system comprising an input to receive an address signal from the processor(fig. 5, element 14), an output to send addressed information to the processor(fig. 5, element 32), and a plurality of blocks(fig. 6), each of the plurality of blocks comprising: an

Art Unit: 2187

array of memory cells arranged in a plurality of rows and a plurality of columns (the basic structure of any memory is made of rows and columns) to store information within a plurality of pages (any row or column is made of plurality of cells where each row is made of a page) , each of the plurality of pages comprising a plurality of words(inherent), each of the plurality of words comprising a plurality of bits (inherent); and decoding circuitry comprising a column decoder and a row decoder(fig. 3, elements 301 and 302) , the decoding circuitry coupled to the input (fig. 3), the output and the array of memory cells(fig. 3), the decoding circuitry, responsive to the address signal having a first address, accessing a first page of a first row of the plurality of rows, the decoding circuitry, responsive to the address signal having a second address consecutive to the first address, accessing a second page of a second row of the plurality of rows, and, thereafter, the decoding circuitry coupling the first and second pages to the output (the memory has been divided into to blocks or halves independent of each other, so both blocks are accessed simultaneously but two different rows of memory) (col. 4, lines 52-68).

Art Unit: 2187

As per claims 5, Young teaches the claimed invention as detailed above in the previous paragraph, but fails to teach a storage with plurality of nonvolatile memory cells.

Lee similarly discloses a storage with plurality of memory cells, wherein each memory cell is able to conserve data even when there is no power supply(col. 1, lines 9-10). In this way Lee teaches a storage with plurality of nonvolatile memory cells, in order to preserved data from erasure.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention was made to use a nonvolatile memory, wherein nonvolatile memory is able to conserve data even when there is no power supply, as taught by Lee into system of Young in order to preserve data from erasure in case of power shortage. One ordinary skill in the art would found ample suggestion therein to modify the Young system by providing a plurality of nonvolatile memory cells, where each memory cell can preserve one bit of data in event of power failure.

As per claim 12, Lee teaches wherein each of nonvolatile memory cells comprises a floating-gate type cell(col. 5, lines 61-63).

Art Unit: 2187

# Allowable Subject Matter

9. Claims 6-13, and 21 are allowed.

10. Claims 15, and 22 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is (703) 306-2758. The examiner can normally be reached on Monday-Friday from 8:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Do Hyun Yoo, can be reached on (703) 308-4908.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9600.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

#### or faxed to:

Application/Control Number: 09/772,830

Page 10

Art Unit: 2187

(703) 308-9051-2, (for formal communications intended for entry)

Or:

(703) 305-6606 (for informal or draft communications, please label "PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park 2, 2121 Crystal Drive,

Arlington, VA., Sixth Floor (Receptionist).

M. Manazi . April 5/2003

REGINALD G. BRAGDON
PRIMARY EXAMINER